GOD DAMN IT COLLEGE YOU DID IT AGAIN. for real college can go suck Satan's 50 inch red cock for all I care.
A professor asked me to design a processor and I'll get a bonus. I said okay cool nothing hard.
oh but it has to be in verilog.
okay cool.
oh and it has to be on this fucking ancient useless piece of shit called xilinx that the fucking college provides to you only via a fucking 50 gigabyte virtual machine.

sigh. okay..... challenge accepted.

It fucking crashes every 2 minuites. And after 3 days of no sleep. I finally finished the Alu, Control unit, 4k memory, 8 registers and the busses.......... BUT THEN THE ENTIRE VIRTUAL MACHINE CRASHED AND LOST ALL PROGRESS...... fml.
and the professor only gave me the bonus for the Alu. sigh. fuck college.

An OSS library made me learn a new language and I am so happy it did!

I came across a well implemented System Verilog parser written in Rust. It was so good to see someone putting in the effort to write that library, I wanted to contribute to it. I had zero knowledge in Rust but I thought, what the heck, let me learn it.

And man it was a steep learning curve. After a 2 weeks or so, now I have very basic understanding of the language. What better way to learn something than just diving into an actual project?

So, today I raised an issue to the developer for a possible improvement to the library. I hope he accepts it

I just saw that ARM released their design start IP for Cortex M0 for free to the masses , it’s obfuscated verilog code.
I worked on SoC design based on this in college but it took a lot of paper work to get these file but now they are free to download

This is exciting as this makes a open-source community based microcontroller design possible.

Only missing piece here is the verilog compiler they use is not open source .
Has anyone messed around with Cortex M0 DS + ghdl or iverilog. I am about to start a little side project will update more on this

I found a verilog tutorial

HDL choices:
Verilog: Spend hours finding bugs in implicit type casts.
VHDL: Spend hours writing type casts.

Out of curiosity,

Any HDL programmers here? Verilog, VHDL, Bluespec,... Anyone?

on an interview the interviewer said that there's a question on the test that seems simple but actually has a more sophisticated solution. and all i thought of and wrote was a simple solution. hmm

i made projects in Verilog HDL for fpga and stuff for the past few months in uni and did not get time for projects in languages like c or python.

now my dumb brain can't think in a normal programming language when I'm switching back to C.

P.S. if you didn't know verilog, it works a little different from normal programming languages. everything in Verilog runs parallelly.

Currently I have to devop a Verilog Module. Somehow there seems to be a bug in my environment and once I start the compile process this fucking compiler hangs for a solid 30 minutes or longer and I don't even get an output. It just stops with an Error that says I shall check the logfile, but it is empty.

Going through code of a bluespec verilog core
This language is some jungle shit !!
is there any intuitive HDL exists or it’s just a myth

Does writing HDL still count as programming?

Verilog @ university:

IDE: Blackboard
Text Editor: Chalk
Compiler: x
Simulator: Brain

what is the best work flow for FPGA based design using vivado tools

1. a i3- 9th gen Linux box running vivado, and i vnc to it using my main computer
Or
2. Or just get a good main machine and run vivado in VM
I am up for 2 days now trying to get vivado up in VM running ubuntu 12.04 /xfce4 it shouldn’t be this hard !!